Low latency word serial CORDIC

نویسندگان

  • Julio Villalba
  • Tomás Lang
چکیده

In this paper we present a modiication of the CORDIC algorithm which reduces the number of iterations almost to half by merging two successive iterations of the basic algorithm. The two coeecients per iteration are obtained with only a small increase in the cycle time by estimating one of the coeecients. A correcting iteration method is used to correct the possible errors produced by the estimate. Moreover, the modiied iteration permits the reduction of the number of cycles required for the compensation of the scaling factor. The resulting architecture is word serial, working both in rotation and vectoring operation modes, presenting a low latency in comparison with the classical CORDIC approach. The CORDIC algorithm (COordinate Rotation DIgital Computer) was introduced to compute trigonometric functions and generalized to compute linear and hyperbolic functions 10]]11]. Moreover , it is eeective in performing rotations. It is an iterative algorithm suitable for VLSI implementation because it employs only adders and shifters and it has a wide application eld. Special attention has been paid by diierent researchers to the improvement of the algorithm in the last few years, as referenced in 3]. By means of the CORDIC algorithm, a vector (x; y) is rotated an angle (rotation mode) or it is taken to the coordinate axis (vectoring mode). The algorithm is based on rotations over preexed known elementary angles. The basic iteration or microrotation is: x(j + 1) = x(j) ? j 2 ?j y(j) y(j + 1) = y(j) + j 2 ?j x(j) (1) z(j + 1) = z(j) ? j tan ?1 (2 ?j) where (x(0); y(0)) are the initial coordinates of the vector and the z coordinate accumulates the angle. The coeecient j 2 f?1; +1g speciies the direction of each microrotation. n + 1 iterations are needed to produce n bit of precision. The nal coordinates are scaled by the factor K = n Y j=0 q 1 + 2 j 2 ?2j (2) which is a constant since j j j= 1. We propose a modiication of the algorithm by merging two successive iterations into one. Two coeecients are required per iteration, the second one being dependent on the result of the rst classic iteration. This dependency would increase the cycle time, eliminating the advantage of the merge. To avoid this increase, we estimate the second coeecient and this estimate is performed in parallel with the variable shift. The …

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Floating point Cordic

In this paper, we present a full precision floating-point Cordic algorithm and a correponding word-serial Cordic architecture. The extension to existing block floating-point Cordic algorithms is in a floating-point representation for the angle. The angle is represented as a combination of exponent, micro-rotation bits and two bits to indicate prerotations over 2 and radians.

متن کامل

A High Performance and Low Latency Fpga Implementation of Cordic Algorithm

CORDIC is generally faster than other approaches when a hardware multiplier (e.g., a microcontroller) is not available, or when the number of gates required to implement the functions it supports should be minimized (e.g., in an FPGA). On the other hand, when a hardware multiplier is available (e.g., in a DSP microprocessor), table-lookup methods and power series are generally faster than CORDI...

متن کامل

FPGA Implementation of a Variable Precision CORDIC Processor

In this paper we present the FPGA implementation of a new word{serial CORDIC processor working with variable precision. It has been designed in such a way that it allows us to take advantage of the successive shifts in the coordinates involved in the CORDIC algorithm. This signiicatively reduces the total number of cycles required. Special attention has been paid to the design of the critical p...

متن کامل

Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)

Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...

متن کامل

Area minimization of redundant CORDIC pipeline architectures

The CORDIC algorithm is used in many fields of signal processing for computation of elementary functions. Its main advantages are versatility and simplicity. When implemented in a word parallel pipeline it yields the highest possible throughput. However, this solution is accompanied with increased hardware complexity and chip area requirements. The goal of this paper is to develop redundant COR...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1997